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Abstract 
 
This paper presents the design process utilised for producing a two stage isolated Unity Power Factor 
(UPF) rectifier. The important yet less intuitive aspects of the design process are highlighted to aid in 
the simplification of designing a power converter which meets future UPF standards.  Two converter 
designs are presented, a 200W converter utilising a critical conduction controller and a 750W 
converter based around a continuous conduction controller. Both designs presented were based on the 
requirements of an audio power amplifier, but the processes apply equally to a range of applications. 
 
 
1. INTRODUCTION 
International standards (IEC 61000-3) for harmonic 
current content of grid connected equipment require near 
Unity Power Factor (UPF) operation. These regulations 
have instigated numerous research papers presenting a 
range of converter topologies which meet the UPF 
requirements. Due to the complex and experimental nature 
of these designs, problems are often experienced when 
they are reproduced, slowing the design process.  This 
paper aims to identify the important and less intuitive 
aspects of designing a UPF rectifier in line with the new 
standards.   
Most applications which require UPF operation also 
require electrical isolation from the mains voltages, which 
can be achieved with either a single stage design, usually 
based on the forward converter, or a two stage design.  
Single stage isolated UPF rectifiers usually result in poor 
switch utilisation and are therefore more suited to lower 
power converters [1].  For this reason, a two stage 
topology was chosen for this paper as it results in a more 
universal design.  While other designs are possible, the 
majority of two stage designs consist of a boost based 
UPF pre-converter followed by an isolated DC-DC 
converter, as such, this topology will be investigated in 
this paper.  
The common problems experienced when producing a 
power converter of this type are identified and discussed. 
These issues include the boost controller power supply 
design and the choice of conduction mode (continuous or 
discontinuous) in the UPF stage, along with the design of 
the starting circuit and saturating inductor in the self-
oscillating converter.  Results from two experimental 
designs based on the requirements of audio power 
amplifiers are also presented.  
 
2. DESIGN PHILOSOPHY 
As previously mentioned, this paper investigates a two 
stage design, the first of which is a boost based UPF stage 
with a regulated output voltage. Given a regulated input 
voltage, the DC-DC converter stage can be operated 
without regulation in a two stage converter, allowing high 
duty ratios to be utilised and therefore reducing device 
stresses [2]. This also simplifies the design of the DC-DC 
converter, and allows smaller output filtering components 
to be used, reducing the size and cost. Miwa also noted 
that this eliminates the negative impedance loading that a 
regulated DC-DC converter presents to the preceding 
stage, hence reducing instability problems [2].  
The basic topology of the two stage design used in this 
discussion is shown in Figure 1.  
The boost converter topology uses a current sharing 
principal described by Braga and Barbi [3] to reduce 
device stresses. By implementing a current sharing 
technique, multiple cheaper devices can be used in place 
of one large expensive device in high power designs, 
reducing the cost of the converter with only a minimal 
increase in complexity. 
The DC-DC converter topology chosen is a self 
oscillating, soft switching converter design proposed by 
Theron et al. [4, 5]. The soft switching characteristic of 
this design enables a high switching frequency to be used, 
which along with the square wave (100% duty cycle) 
operation reduces the size of the power transformer. 
Finally, the DC output voltage is reconstructed by a full 
bridge rectifier followed by an L-C low-pass filter. 
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Fig. 1. Simplified Schematic of the Two Stage UPF Rectifier 
Two designs were made for two different power levels, 
200W and 750W, with both converters based on the 
requirements of common audio power amplifiers. Both 
converter designs used a 60kHz nominal switching 
frequency in the boost stage, with the bus voltage 
regulated to 380V. Following this, the DC-DC converter 
stage was designed to operate at a 100kHz switching 
frequency. The 200W converter provided +/-40V output 
rails along with low current +/-15V rails, making the 
supply suitable for a pair of 100W power amplifiers 
along with low voltage pre-amplifier circuitry. Higher 
output voltage rails of +/-70V were required in the 
750W design along with the +/-15V preamp supplies. 
This design also included provisions for an additional 
set of output rails, which would be rectified and filtered 
on an additional board.  
A continuous conduction mode controller, the L4981, 
was chosen for the 750W design, with a simplified 
schematic of the converter shown in Figure 1. In 
contrast to this, a critical conduction mode controller, 
the MC33262, was used in the 200W design, reducing 
the complexity of the control circuitry. Reductions in the 
semiconductor count were also made, with the boost 
converter reduced to a single cell design and the self 
oscillating converter reduced to a half bridge. 
2.1  Boost Converter Design Considerations 
The boost stage topology presented here provides good 
performance for converters with moderate power levels 
(0.5-2.5kW). The simple yet effective current sharing 
technique used in this design requires only a small 
additional inductor, around 1-3% of the main inductor 
value, and reduces the switch current stresses caused by 
unmatched device switching speeds [3]. It also allows all 
paralleled devices to be controlled by the same signal, 
reducing the complexity of the control scheme when 
compared to the interleaved approach.  
While directly connecting parallel devices will 
theoretically achieve current sharing, stray inductances 
and mismatches in device switching times can cause 
high peak currents to flow in one device [3]. The small 
balancing inductor limits the peak currents caused by 
unequal switching times and also reduces the effects 
stray inductances have on current sharing. Reverse 
recovery currents are also balanced, reducing peak diode 
currents and ensuring losses are distributed evenly.  
2.1.1 Operational Modes 
The conduction mode of the boost stage significantly 
affects the performance of the converter, with 
discontinuous or critical conduction modes producing 
increased current stresses while continuous conduction 
mode requires a larger input inductor. In general, 
discontinuous or critical conduction modes are suitable 
to lower power levels where the high peak currents can 
be tolerated. The high amplitude, high frequency current 
ripple created in discontinuous conduction also leads to 
a significant increase in conducted and radiated EMI, 
increasing the filtering requirements. Discontinuous 
conduction mode does however provide the advantage 
of greatly simplified circuit design, with minimal parts 
count and design necessary. Along with this, reverse 
recovery problems in the boost diode are practically 
eliminated as the diode recovers under zero current 
conditions.   
For these reasons, the 200W converter design used 
critical conduction mode, which resulted in peak 
currents of only 5A for an 110V input. Continuous 
conduction was chosen for the 750W design as critical 
conduction would result in currents of up to 20A for an 
input of 110V, increasing EMI to unacceptable levels. 
By using critical conduction mode, the high frequency 
current ripple was reduced to 2.5A, significantly 
reducing the EMI filtering requirements along with the 
device stresses.  
2.1.2 Auxiliary Power Supply  
Although the paralleling technique provides stable 
operation at high power levels, the UPF stage may still 
suffer from unstable operation at low output power 
levels due to the controller’s power supply design.  
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Most UPF boost controllers have power supply 
requirements similar to that shown in Figure 2. Here the 
controller draws minimal current until the under voltage 
lock out (UVLO) threshold is reached. The controller 
then starts functioning and the current requirement 
increases dramatically. The controller remains on until 
the lower UVLO voltage is reached. This hysteresis 
band along with the low supply current prior to startup 
allows bootstrapping techniques to be used to power the 
controller. Most designs derive their auxiliary power 
supply for the controller IC from a secondary winding 
on the boost inductor as shown in Figure 2.  Here a high 
valued resistor charges a bootstrap capacitor until it 
reaches the controllers threshold voltage. When the 
controller starts, the bootstrap capacitor voltage starts to 
rapidly decrease until the converter begins switching. 
Once the converter is switching, the bootstrap capacitor 
will be charged through the secondary winding on the 
boost inductor.  
 
Fig. 2. Standard Boost Power Supply for controller IC, 
and controller IC’s supply requirements (L4981) [6] 
This power supply configuration is unstable at low 
output power levels as the boost controller operates with 
low duty ratios, hence not providing sufficient charge to 
maintain the supply voltage, leading to unstable 
operation [6]. This was especially important for the 
experimental converters as a supply for an audio 
amplifier may operate for much of its life at low power 
levels.  
In a two stage design it is possible to obtain a more 
stable power supply voltage from an additional winding 
on the main transformer (T1 in Figure 1) as the self-
oscillating stage is operational even under no-load 
conditions.  
In a universal voltage input converter, the series resistor 
used in a conventional design will still be necessary to 
ensure the converter starts, as the low bus voltages 
present prior to the UPF stage start-up may be 
insufficient to start the self-oscillating converter. The 
converter will however operate correctly without this 
resistor in a fixed input voltage design.  
Some controllers also incorporate a soft start circuit, 
which limits the duty ratio of the switch during startup. 
This in turn limits the peak switch currents during the 
initial charging of the bus capacitor. This soft start 
circuitry can cause unreliable startup if incorrectly 
designed. If the time constant of this circuit is too long, 
the converter’s bootstrapped power supply may not 
receive enough charge, so the power supply voltage will 
fall and the controller will turn off. This means there is a 
relationship between the minimum size of the bootstrap 
capacitor and the soft start time constant. By ensuring 
that the time taken to discharge the bootstrap capacitor 
by the controller’s hysteresis voltage, given by Equation 
1, is at least twice as long as the soft start time constant, 
stable operation will be ensured.  
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2.2  Self-Oscillating DC-DC Converter design 
The self oscillating converter chosen for this design, 
which utilizes a saturating inductor in a resonant circuit 
to provide gate drive signals for the power switches, was 
proposed by Theron et al. [4, 5]. This design, shown in 
Figure 3, incorporates zero voltage switching (ZVS) 
during device turn on and a regenerative snubber to 
reduce turn off losses, providing a high efficiency DC-
DC converter stage capable of very high frequency 
operation.  
 
Fig. 3. Full Bridge Self-Oscillating Converter [4] 
The operation of this converter is discussed in detail by 
Theron et al, a brief description of which is given here. 
Assume initially switch S2 is on. This places a positive 
voltage across the primary winding of the gate drive 
transformer, which in turn provides positive voltages to 
the gates of S2 and S3, thus sustaining their drive. 
During this time, the flux level in the core of the gate 
drive transformer is increasing, until at some point it 
saturates.  
When the core is saturated, the inter-winding coupling 
of the core falls dramatically, causing the voltages at the 
gates of S2 and S3 to fall, hence turning the devices off. 
At this point, the resonant circuit formed with the 
snubber capacitors and the saturated inductance of the 
transformer causes the voltage VD1 to resonate to the 
positive supply rail. There is now a negative voltage 
across the transformer, so the current iM1 is now 
decreasing. The voltage is clamped at the positive 
supply rail by the freewheeling diodes in S1 and S4 until 
the gate drive transformer core comes out of saturation 
and the secondary winding voltages return. This turns on 
switches S1 and S4 with zero drain source voltage, 
hence providing ZVS.  
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It is also shown in [5] that the switching frequency of 
the converter can be approximated by Equation 2 while 
the commutation interval is given by Equation 3. 
satNAB
Vsfs
8
≈                          (2) 
rsatsw CLt 2π=                     (3) 
2.2.1  Starting Circuit Design 
Although the operation of the self oscillating soft 
switching converter is discussed in depth by Theron et 
al, the papers do not include a starting circuit for the 
converter. The design of the saturating transformer, 
which is critical to the success of the design, is also not 
discussed in detail.   
A suitable starting circuit was found in a soft switching 
impulse resonant converter design [7] which functions 
equally well in this design. The starting circuit uses a 
trickle charged capacitor to provide the initial turn on of 
the lower device. Once the device turns on, the self 
oscillating action will begin and the converter operates 
stably as described above. Once the converter has 
started, diodes D1 and D2 (in Figure 4) clamp the start 
capacitor’s voltage at approximately +/- 1V, preventing 
it from affecting the converter’s operation.  
 
Fig. 4. Self Oscillating Converter Start Circuit [7] 
To ensure correct operation of this starting circuit, the 
time taken for the voltage across the start capacitor to 
reach the MOSFET’s threshold voltage, Vthresh, as given 
by Equation 4, should be long enough to ensure the bus 
voltage, Vbus, has risen to its final value. Otherwise the 
gate voltages provided by the saturating transformer 
may be insufficient to turn on the devices. Diode D2 
should be an 18V zener, while D1 needs to be rated to 
block the full bus voltage.  
ss
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The size of C1 should not affect the design performance, 
however through experimentation, a large valued 
capacitor (>5uF) caused the main transformer to 
saturate. It is suspected that the offset in gate voltage 
caused by this capacitor in turn caused unequal 
switching times which led to the saturation of the main 
transformer. As a result, the start capacitor should be 
limited to a maximum value of 1uF. 
2.2.2 Gate Drive Transformer Design 
In [4] Theron states that the only additional current 
carried by the switches is the magnetising current of the 
transformer prior to saturation, as the resonant current is 
conducted by the snubber capacitors. He assumes that 
this current is negligible compared to the load current 
and thus the devices do not need to be overrated. This 
analysis holds true if the saturation of the core is 
instantaneous, but if the saturation of the core material is 
less then ideal, the current conducted by the devices 
prior to turn off can become quite significant.  
During the commutation interval, the gate voltage only 
falls when the inter-winding coupling falls, which 
occurs only when the permeability becomes close to 
unity and the core is fully saturated. In an ideal 
saturating inductor, the B-H curve would be square, so 
the permeability of the core would fall to unity with only 
a very small change in flux. As the change in flux is 
related to the integral of voltage applied to the core over 
time, this relates to a very short time interval. With a 
non-ideal core material, the time taken to fully saturate 
the core is much longer. During this time interval, the 
permeability is much lower than the initial value, so the 
inductance is also lower, leading to a highly increased 
rate of change of current. This causes a larger current to 
flow through the switch before the gate drive voltage 
falls.  
By placing a linear inductor in series with the saturating 
inductor, Lσ in Figure 3, it is possible to reduce the rate 
of change of current during the saturation interval. 
Theron suggested that this series inductor should be 
1/10th the value of the magnetising inductance of the 
saturating transformer. This inductor will however 
increase the commutation time, but will reduce the 
current conducted by the switches prior to turn off along 
with the peak resonant current.  
Using a material with a sharper transition into saturation 
will also improve the performance of the gate drive 
circuit. One problem with such materials is that their 
upper operational frequency is often limited by the 
mechanical resonance of the core. The high flux 
excursion required to saturate the core leads to high 
mechanical stresses through the magnetostrictive effect 
[8]. This can lead to cracking of the core. Suitable high 
frequency materials are often quite expensive [9] and are 
only available from specialist suppliers. Therefore, the 
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series inductor is probably the most economic solution 
for a high frequency design.  
It must also be noted that for the coupling between the 
primary and secondary winding to fall when the core 
saturates, the windings must be physically separated on 
the core, with a significant air gap between primary and 
secondary windings. Catastrophic failure of the 
converter can result if this is not achieved, especially if 
the series inductor is not included. The physical 
separation required for correct operation can be easily 
achieved by using a toroidal core for the gate drive 
transformer.  
3. EXPERIMENTAL RESULTS 
3.1  Experimental Design Performance  
Figures 5 and 6 show the efficiency and regulation 
achieved in the two experimental designs. It can be seen 
that the regulation is approximately 10% for the full 
range of output power, while the full power efficiency of 
the prototypes is 90% and 94% for the 200W and 750W 
converters respectively. MUR840a MOSFET’s were 
used in both designs, as were the HFA08TB60 high 
voltage diodes and the MUR2020 output diodes. Table 1 
gives a summary of the device specifications. 
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Fig. 5. 200W Converter Efficiency and Regulation 
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Fig. 6. 750W Converter Efficiency and Regulation 
These devices are overrated for the power output of the 
converter, as the rapidly decreasing costs of such 
components means that the added benefits in terms of 
increased efficiency, and therefore reduced heat sinking, 
outweighs the additional cost of the devices. In these 
designs, thin heat sinks constructed from small pieces of 
aluminum provided all the necessary cooling. 
The use of overrated semiconductor devices also 
enabled these designs to achieve relatively high power 
densities and specific weights. The 750W converter 
achieved a respectable 12W/in3, with a specific weight 
of 500W/kg. This far exceeds the values of 6W/in3 and 
100W/kg possible with a line frequency toroidal 
transformer. The 200W supply however achieved results 
more comparable to the standard methods with 4W/in3 
and 200W/kg.  
Table 1 – Device Parameters 
MOSFET Parameters
 VDS (V) ID (A) RDS (Ω) VGS (V) 
IRF840a 500V 8 0.85 +/- 30 
Diode Parameters
 VR (V) IF (A) VF (V) trr (ns) 
HFA08TB60 600 8 1.4 18 
MUR2020 200 20 0.9 25 
 
3.2 Gate Drive Transformer Issues 
The gate drive inductor in both designs used an RM8 
core for the saturating inductor. The core material 
chosen was N67 due to the relatively low losses of the 
material at high frequency operation. This material 
displayed less than optimal saturation characteristics, 
leading to high currents in the gate drive transformer 
prior to complete saturation.  
 
Fig. 7. Device Turn off waveforms in 750W converter 
As the gate drive signals are still present until the core 
fully saturates, the current is conducted through the 
device as shown in Figure 7. Although the losses caused 
by the gate drive magnetising current is small compared 
to the power output, it could be reduced by adding the 
series linear inductor as shown in Figure 3.  
3.3 Starting Circuit Operation 
Figure 8 shows the start-up waveforms for the self-
oscillating converter. Referring to Figure 4, the upper 
trace shows the voltage at the gate of Q4. It can be seen 
that the converter operates as described, with the start 
capacitors voltage getting clamped at approximately +/-
1V.  
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Fig. 8. Converter Start-up Waveforms 
 
4. DISCUSSION  
Recently, International Rectifier released an 8 pin half 
bridge driver, the IR2161, which utilises soft switching 
and incorporates over current protection. Controllers 
similar to this may simplify the design process for the 
DC-DC converter stage, but further investigations into 
the operation of such controllers will be required in 
order to compare the effectiveness of this approach to 
the self oscillating design used here.  
In addition, the use of a UPF boost controller such as the 
FAN4822, which includes active ZVS control, will 
increase the efficiency of the converter without 
significantly increasing the complexity of the design 
process. This controller was considered during the early 
stages of this project, but due to difficulty in obtaining 
the controller, it was not able to be utilised.  
 
Fig. 9. Experimental 750W Converter 
 
Fig. 10. Experimental 200W converter 
 
3. CONCLUSION 
International power quality standards have prompted a 
rise in the use of UPF rectifiers. This paper has 
examined some of the major design problems 
experienced when producing a two stage UPF rectifier 
with electrical isolation.  
A load invariant power supply for the boost controller is 
identified along with the relationship between the soft 
start circuitry and the bootstrap capacitor size.  
Following this, a starting circuit for the self-oscillating 
converter is identified and discussed. A detailed 
description of the gate drive transformer operation 
reveals the importance of the core material’s saturation 
characteristics, and the effect of the series linear 
inductor.  
By taking into consideration all of the issues highlighted 
in this paper, the design of a two stage UPF rectifier is 
greatly simplified. By following this procedure, two 
experimental converters designed for audio power 
amplifiers are presented, with efficiencies of up to 94% 
and power densities up to 12W/in3 obtained.  
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